The RAR-eSR-qLR-ref-[1.62-3.63]-[0.55-2.5].04g embeds and controls two ViC regulators called eSR and qLR. The eSR is designed to provide dynamic power from 100 mA to 500 mA, depending on the eSR flavor. The qLR is used for data retention and very low power always-on circuitry (up to 1.0 mA). Both regulators are linked and the RAR embeds a Regulator Control Unit (RCU) that ensures that only one regulator is active at a given moment, while the other regulator output is set to high-impedance state.
The RAR-eSR-qLR-ref-[1.62-3.63]-[0.55-2.5].04g has the possibility to control the booting sequence even when the digital inputs are not yet valid. This function is particularly useful when the RAR supplies the ACU of the SoC. A proper starting sequence is guaranteed even if the ACU is not yet supplied.
The RAR-eSR-qLR-ref-[1.62-3.63]-[0.55-2.5].04g can be used in different modes: - The Normal Mode: In this mode the eSR is activated and regulates the output. At the same time the qLR is inactivated and its output, VOUT, is set in high-impedance. In this mode the RAR can source up to 100 mA, 200 mA or 500 mA (depending on the embedded eSR). - The Retention Mode: In this mode the qLR is activated and regulates the output. At the same time the eSR is disactivated and its output, LX, is set in high-impedance. - The HIZ mode: The outputs of both regulators are in high-impedance state. In this case, the eSR is shut down to reduce the power consumption. HIZ Mode is set by asserting EN and HIZ. - The Pull-Down Mode, when both regulators are shut down to minimize the power consumption. Both regulator?s outputs are also pulled down to ground. This mode is set by de-asserting EN. - A internal integrated Local Supply Monitoring (LSM) function is also provided to ensure clean reinitialization if AVD drops below a certain threshold and then restored in a short period of time.
The regulator also features a high impedance (HIZ) mode where its output is kept in a high impedance state to allow the output to be forced via either another regulator, a power switch, or any other mean, provided that the output voltage is kept between 0 V and VAV D.
This product comes with all power pads required for AVD, AVDPWR, LX, VSENSE, GNDSENSE, and AVS ports, and include their own ESD (Electro-Static Discharge) protection structures.
Key Benefits
- - Single input voltage supporting 1.62 V to 3.63 V
- - Junction temperature range from -40°C to 125°C
- - Manages booting and transitions between embedded regulators
- - Enables high power and low power operating modes
- - Embedded power pads with ESD protection
- - Designed with standard IO transistors (2.5 V od 3.3 V) and SVT core transistors
- - Compliant with Maestro, Dolphin's power controller
- - Integrated Local Supply Monitoring (LSM)
- - Selectable source of clock (internal or external)
Key Features
| PARAMETERS | CONDITION |
Minimum value
|
Typical value
|
Maximum value
|
|---|---|---|---|---|
|
Input Voltage
|
- | 1.62 V | 3.63 V | |
|
Output Voltage
|
- | 0.55 V | 2.5 V | |
|
Output current configuration
|
- | - | 100 mA;200 mA;500 mA | - |
|
Quiescent current typical value
|
- | 100 µA | - | |
|
Accuracy
|
- | - | +/- 3% | |
|
PSRR
|
NA | - | NA | - |
Applications
- AR - VR
- Bluetooth
- Cellular IoT
- GNSS
- Hearing aids
- Home Appliance
- Infotainment
- NB-IoT
- Smart Headset
- Smart Speaker
- TWS Earpods
- ULP MCU
- Voice-controlled devices
- Voice Assistant
- WiFi
Key Performances
- - See corresponding eSR and qLR ViC regulators
Technical information
- Technology: TSMC 40 uLP
- Embedded features:
- External clock